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High High - Relaxed 146 N/A 7 48 146 N/A N/A 0.0
High High High Relaxed 165 13.0 7 4 1750 12 times Inversion 100.0
High Low High Strict 178 21.9 12 44 273 ~ 87% Inversion 94.0
Low High High Strict 172 17.8 7 38 184 ~ 26% Duplication 100.0
High High High Strict 190 30.1 9 43 209 ~ 43% Mixed 97.2
TABLE 1 : Tseng Benchmark Synthesis Results (Target Technology Xilinx XCV800)
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High High - Relaxed 234 N/A 13 31 419 N/A N/A 0.0
High High High Relaxed 321 37.2 14 6 2333 5.5 times Inversion 100.0
High Low High Relaxed 327 39.7 13 7 1857 4.4 times Inversion 100.0
Low High High Relaxed 321 37.2 14 8 1750 4.2 times Inversion 100.0
TABLE 2 : Diffeq Benchmark Synthesis Results (Target Technology Xilinx XCV800, Relaxed Clock Period Requirement)
Optimisation Settings Synthesis Results




















High High - Moderate 234 N/A 13 31 419 N/A N/A 0.0
High High High Moderate 477 103.8 20 7 2857 6.8 times Mixed 94.3
High Low High Moderate 418 78.6 19 6 3167 7.6 times Inversion 94.3
Low High High Moderate 425 81.6 19 28 679 ~ 62% Duplication 94.3
TABLE 3 : Diffeq Benchmark Synthesis Results (Target Technology Xilinx XCV800, Moderate Clock Period Requirement)
Optimisation Settings Synthesis Results




















High High - Strict 306 N/A 19 42 452 N/A N/A 0.0
High High High Strict 424 38.6 29 34 853 ~ 88% Mixed 91.4
High Low High Strict 426 39.2 30 39 769 ~ 70% Inversion 91.2
Low High High Strict 422 37.9 26 40 650 ~ 44% Duplication 92.1
TABLE 4 : Diffeq Benchmark Synthesis Results (Target Technology Xilinx XCV800, Strict Clock Period Requirement)
Optimisation Settings Synthesis Results




















High High - Relaxed 470 N/A 34 3.1 11 N/A N/A 0.0
High High High Relaxed 738 57.0 31 1.0 31 2.8 times Mixed 98.7
Low High High Relaxed 736 56.6 31 0.8 39 3.5 times Mixed 97.9
High Low High Relaxed 947 101.5 99 7.1 14 1.3 times Mixed 92.7
TABLE 5 : Qrs Benchmark Synthesis Results (Target Technology Xilinx XCV1000, Relaxed Clock Period Requirement)
Optimisation Settings Synthesis Results




















High High - Moderate 457 N/A 34 8.7 4 N/A N/A 0.0
High High High Moderate 780 70.7 36 0.9 40 10 times Mixed 96.6
Low High High Moderate 770 68.5 36 1.2 30 7.5 times Mixed 96.3
High Low High Moderate 904 97.8 96 5.3 18 4.5 times Mixed 93.1
TABLE 6 : Qrs Benchmark Synthesis Results (Target Technology Xilinx XCV1000, Moderate Clock Period Requirement)
Optimisation Settings Synthesis Results




















High High - Strict 514 N/A 45 2.6 17 N/A N/A 0.0
High High High Strict 844 64.2 50 1.3 38 2.2 times Mixed 94.8
Low High High Strict 783 52.3 49 1.4 35 2.1 times Duplication 95.2
High Low High Strict 927 80.4 102 3.7 28 ~ 65% Mixed 92.9
TABLE 7 : Qrs Benchmark Synthesis Results (Target Technology Xilinx XCV1000, Strict Clock Period Requirement)
Optimisation Settings Synthesis Results




















High High - Very Strict 564 N/A 66 19.2 3 N/A N/A 0.0
High High High Very Strict 1178 108.9 96 3.9 25 8.3 times Mixed 92.3
Low High High Very Strict 1178 108.9 78 1.8 43 14.3 times Duplication 92.7
High Low High Very Strict 1303 131.0 144 4.4 33 11 times Mixed 91.2
TABLE 8 : Qrs Benchmark Synthesis Results (Target Technology Xilinx XCV1000, Very Strict Clock Period Requirement)